Abstract The attempt of using random test circuits for evaluating the performance of logic optimizers like SIS is apparently new. To generate \reasonable" random circuits, we propose the random applications of several transformation rules to an initial circuit instead of the obvious method, random placement of connections. A preliminary experimen t has been conducted on SIS's responses against such random circuits. SIS shows considerably dierent performances for dierent circuits generated from the same original circuit.
Introduction
There have been millions of papers on logic optimizers and also have been even more papers on generating testcases for detecting faults of logic circuits. However, there have been few papers on how to generate test-cases for evaluating the performance of algorithms for logic optimizers. In this paper, we present a new way of providing those test-cases, a random generation of test circuits, for logic optimizers such as MIS [1] , SIS [6] and Transduction Method [4] .
Since it is little meaningful for this kind of algorithms to use the worst-case upper bound such as O(n2 n (1+) ), we are forced to depend on so-called the empirical performance-evaluation. To do so, there has been virtually no other way than using benchmarks; for example, MCNC [8] is the most standard benchmark set that includes more than 70 combinational multi-level circuits (and also other types of circuits). Those benchmark circuits are carefully selected with a wide variety and appear to have been accepted in the eld. Even so, it is still true that we cannot give reasonable answers to the following naive question: Is the algorithm that is good for the benchmarks good for every circuit? It is also hard to gure out the general tendency of the performance when the size of instances increases. Moreov er, we cannot even deny the possibility of cheating, or unnatural tune-ups of the algorithms only for benchmarks, in theory.
In these circumstances, it is quite reasonable to use random instances as well as benchmarks. That is actually very common in many graph problems [7] and in the satisability problem for CNF predicates (SAT) [3, 5] . In the case of (multi-level) logic circuits, however, there is no obvious way of generating random circuits. Consider, for example, the following way motivated by the standard generation of random graphs: (i) W e rst introduce some number of logic gates, (ii) and then between each pair of the input of one gate and the output of another, a connection is drawn with some probability. Unfortunately, i t i s questionable if such \circuits" can be accepted as logic circuits in the usual sense. Furthermore, if we provide logic optimizers with such random circuits, we would have very little information about what kind of (simplied) circuits should be output by the optimizers.
Our answer to those questions is as follows: Our generator does not make random connections betw een gates but applies a sequence of random transformations into an initial circuit. Each single transformation should not change the logic function realized by the circuit and it should be computed quickly. In more detail: (i) Circuits are described by strings in a usual way. (ii) The equivalent transformation is given as a rewriting rule over the strings, which can be applied in polynomial time. (iii) A complete set of these transformations (rules) is developed, where \complete" means that from any circuit to any (other) equivalent circuit there exits at least one sequence of transformations. (iv) A test circuit is obtained from an initial circuit by applying the rules (principally) at random. Man y test circuits of dierent sizes can be obtained from the single initial circuits. The initial circuit can be good information on \correct" answers of the optimizer. These details will be give in Sections 2-4.
The rst version of the generator has been implemented. As a preliminary experimen t, the majority function of six variables, the 4-bit adder and so on have been chosen as the initial circuits. A number of dierent test circuits have been generated from each initial circuit. For those test circuits SIS produced the simplied circuits which are considerably dierent, twice to four times dier-1
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Denition of Circuits
Within this paper we restrict ourselves to logic circuits using only NAND gates of unlimited fan-in and unlimited fan-out. Circuits of AND, OR and NOT gates have been also discussed under the same framework [2] . Restriction of fan-in and fan-out will be an important future research. A (NAND) circuit is given as a set of equations, e.g., as follows:
Namely, a circuit is divided into one or more subcircuits such a s g [01] , g [010] and g [011] . This circuit is illustrated as follows using conventional diagrams. (
is neither an output of the circuit nor does not appear in right-hand side of the denition of any p-circuit, then the denition of g [`] is removed. (This rule is called a deletion.) (12) If the denition of label g [`] does not exist in the right-hand side of any denition, then g[`] = C is added, where C can be any p-circuit whose length is bounded polynomially. This rule is called a creation.
f () g stands for f =) g and g =) f . f (and g also) is a string (not necessarily a p-circuit, see e.g., rule (5)) including special symbols x; y and z. Suppose that we wish to transform a circuit C 1 to C 2 by applying a rules f =) g. Then we seek a substring s of C 1 that \matches" f . In this pattern matching the special symbol x (y;zalso) matches any substring s 1 of C 1 if s 1 meets the condition of p-circuits (such s 1 is called a subcircuit of C 1 ). Circuit C 2 is obtained by replacing s of C 1 by the righthand side of the rule, i.e., by g. The formal denition of this transformation is omitted but the following example will be helpful:
Example. Suppose that we wish to apply rule Then a straightforward way of computing T (C; r; k) is as follows: (i) Regarding circuit C as a string, we decompose C using substrings s 1 ; s 2 ; 1 1 1 ; s 5 such that C = s 1 s 2 ; ((s 3 ; s 4 ))s 5 (each s i may be the null string).
One can see that the number of dierent such decompositions is polynomial in the size n of C . (ii) Then we check if all of s 2 ; s 3 and s 4 are subcircuits. If so, we say that the decomposition is proper. Again this can be done in polynomial time. (iii) Now we select the kth one out of the proper decompositions (if any). The argument is similar for other rules. As for rule (12), note that we imposed the restriction that the created p-circuit be of polynomial size.
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We next show that the set < of transformation rules is complete. Two circuits C 1 and C 2 are said to be equivalent if (i) the number of inputs and outputs is the same in both circuits and the corresponding two outputs, g [`] i n C 1 and g [`] i n C 2 , realize the same logic function.
Theorem 2. Let C 1 and C 2 be any equivalent circuits.
Then there exists a sequence of rules, each of them in <, which transforms C 1 into C 2 .
Remark 1. The theorem only claims the existence of such a sequence. According to the following proof, its length (the number of primary transformations) can easily be exponential. To nd an essentially shorter sequence is hard even if there are some.
Proof of Theorem 2. We assume that the circuit has only one output. Extension to the multi-output case is straightforward. So-called DNF is used as a normal form of circuits: A circuit of n variables is said to be in DNF if it is given as g [0] = f where f = ( p 1 ; p 2 ; 1 1 1 ; p m ). Each p i must be (y 1 ; y 2 ; 1 1 1 ; y n ) where y i = a single variable x i or its negation (x i ). For any j, p j must be lexicographically earlier than p j+1 , namely, the binary number obtained by replacing each x i ((x i ), respectively) of p j by 1 (0, respectively) must be smaller than the similar number for p j+1 .
Then it turns out that for any circuit C , there is a sequence of rules, each in <, that transforms C into the normal form. Note that this is enough to claim the theorem by the following reason: Let C 1 and C 2 be equivalent circuits. Then for each C i , there is a sequence r i1 r i2 1 1 1 r iti of transformations. Note that these two sequences must transform both C 1 and C 2 into exactly the same string, since the normal form is unique for any logic function. Now consider the sequence S = r 11 r 12 1 1 1 r 1 t 1 r 2 t 2 1 1 1 r 22 r 21 , where r is the opposite of r, namely, i f r is f =) g then r is g =) f for rules (1)(10) and if r is (11) then r is (12).
The algorithm for getting the sequence r i1 r i2 1 1 1 r iti is fairly complicated. We have to omit it, but the following example for reducing the level of circuits (from four to three) would be helpful. 
Random Circuit Generator
Application of the complete set < will be wide. A natural possibility is to use it for simplifying circuits, since it is guaranteed that there is a path from a given circuit to any simpler one. Of course, however, very careful choice of rules should be needed for this purpose, which is far from easy. Then what happens if we chose rules carelessly? The circuit is probably not simplied but is complicated. That meets our present goal! Generator RC-GEN. Input: A circuit C 1 Output: A circuit C 2 that is equivalent t o C 1 and is probably more complicated than C 1 . Step1: C C 1 Step2: Select a rule r at random from <. Step3: Apply r to C to get C 0 . If there are two or more possibilities, select one of them at random.
Step4: C C 0 and repeat Step2-Step4 some specied times.
Step5: C 2 C This basic structure of RC-GEN needs appropriate modication for actual implementation. Suppose, for example, that ((x 2 ; x 3 ) ; ((x 3 ; ); x 4 ) ; ((x 2 ); x 3)) is chosen as the initial circuit C . Now our experiment shows that if all rules are applied with the same probability then such a circuit as follows is generated after 50-time execution of the main loop.
(( ((((((x1,x3) )),((((x3,(0)))), ((((x4,x4) (((((((x1,x3) )),((x3,1))), ((((x1,x3) )))),1,((( (  (x1,x3) )), ((((x3,1) )))), ((((x4,x4,x4) ))))), ((((x1,x3) )),(( (((x4,x4) ))))))),((( ((((x1,1,x3) )),((((x3,(0)))), (  (((x4,x4) ))),((((x4))))))))))))),x3))))
One can easily feel that the circuit does not make much sense as a usual logic circuit. Our consideration for better implementation is as follows:
(1) Clearly there are too many parentheses, which can be removed by applying the =) direction of rule (5) more frequently. The current setting is 30 times as high as the normal probability.
(2) The (= direction of (3) and (4) makes the string (circuit) longer. However, it is simply a repetition of exactly the same thing. What is desirable is that after the application of these rules, a lot of other rules are applied to the same subcircuits and these are changed into dierent ones. We decided to restrict the number of applications of these rules into only twice during the whole course of the generation.
(3) The most important rule for modifying circuits is probably (8) . We set the probability of both directions of (8) three times as high as the normal probability.
(4) As for rule (10), there are less problems for the substitution (the (= direction) but are several diculties for the opposite direction. First of all, there is almost no possibility of the rule's being actually applied, since even if we wish to replace a subcircuit s by g [`] , the denition g [`] = s probably does not exist. Hence, we need to combine this rule with the creation of g [`] = s , i.e., rule (12). To emphasize its objective (management of multiple fan-out), it may be more appropriate that the rule can be applied only if we can nd two or more subcircuits s 1 and s 2 such that s 1 = s 2 . Then both subcircuits can be replaced by the same label, say g [`] . At this moment, the substitution is excluded from the rule set and the creation is allowed only if the two (or more) equivalent subcircuits above mentioned are found.
After these considerations, the circuit given at the beginning was transformed into the following circuit (by 500-time repetition) that appears much \better" than before: (((((x2,(x3,x1),((x3),x4) ),((x4,(x3),1),(x1,x3),1), (0)),(x1)),((((x3),0),((x3,x1), ((((x3),x4 ),x2),(x3),x4) ),(0,(x1))),(x3))),x3),((( ((((x2,(0),(x1,x3) ,((x3),x4,(0 ))),x4,(x3)),(x1),(((x1,(x2)),(x1,((x1,x3))),(x1,(((x3), x4,1)))),x3,1)),( (1),(x1,x3)),(((x3),(x2,((x3),x4)),x4), (x1,x3))),((((x2,(x1,x3),((x3),1,x4,(0))),x4,(x3)),(x1), (x1,(x2,(x1,x3),((x3),x4)),1,x3)),x3)),(0)),(x4))),x2),( (x1,(0),x3),((((x3),x4),x2),(x3),x4),(x3,1))))
Experiments
For the rst experiment, we selected the majority function of six variables, namely g0=((x1,x2,x3),(x1,x2,x4),(x1,x2,x5),(x1,x2,x6),(x1,x3,x4), (x1,x3,x5),(x1,x3,x6),(x1,x4,x5),(x1,x4,x6),(x1,x5,x6), (x2,x3,x4),(x2,x3,x5),(x2,x3,x6),(x2,x4,x5),(x2,x4,x6), (x2,x5,x6),(x3,x4,x5),(x3,x4,x6),(x3,x5,x6),(x4,x5,x6))
For this experiment, we excluded the rules from (10) to (12) so that only tree-like (single fan-out) circuits would be involved. From this initial circuit, we generated a n umber of circuits by applying the rules 2000 times. (Since there are cases when the selected rule cannot be applied, the actual number is one half or one third of 2000.) Those circuits are then given to SIS where we selected, as the optimizing option, the algebraic factorization (i.e.,\script.algebraic") and the area oriented technology mapping using the library including only NAND and NOR gates of up to four inputs.
The result is shown in Table 1 . In each row, the left half gives data for the test circuit and the right half for the SIS's output. For example, No.1 test circuit contains 1894 gates and 3650 connections and its network level is 24, which is simplied by SIS into 23 gates, 46 connections and 8 levels in 17.9 sec. (SUN SPARC 2) . No.0 row shows the result when the initial circuit itself is given to SIS. (This is the same for Tables 2 and 3.) Generally, SIS showed a remarkable performance. However, there are subtle dierences among the ve test circuits illustrated in the The second experiment is for the 4-bit adder, where the full set of rules are included. Although it has ve outputs (including the nal carry), we put them together into a single output in two dierent ways. The one is that the nal output becomes one i exactly two of the four outputs of the adder (excluding the nal carry) are one. Namely the initial circuit is given as follows: g0=((g1,g2),(g1,g3),(g1,g4),(g2,g3),(g2,g4),(g3,g4)) g1=(((x1),x2,(g5)),(x1,(x2),(g5)),((x1),(x2),g5),(x1,x2,g5)) g2=(((x3),x4,(g6)),(x3,(x4),(g6)),((x3),(x4),g6),(x3,x4,g6)) g3=(((x5),x6,(g7)),(x5,(x6),(g7)),((x5),(x6),g7),(x5,x6,g7)) g4=((x7,(x8)),((x7),x8)) g5=((x1,x2),(x2,g6),(g6,x1)) g6=((x3,x4),(x4,g7),(g7,x3)) g7=((x5,x6),(x6,g8),(g8,x5)) g8=((x7,x8))
The other is that the output becomes zero if the ve outputs of the adder are 01010. Results are shown in Tables 2 and 3 , where we can also see dierences of up to twice. 
